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Abstract—Multilevel converters are a very interesting alterna-
tive for medium and high power drives. One of the more flexible
topologies of this type is the cascaded multicell converter. This
paper proposes the use of a single-phase reduced cell suitable for
cascaded multilevel converters. This cell uses a reduced single-
phase active rectifier at the input and an H-bridge inverter at
the output side. This topology presents a very good performance,
effectively controlling the waveform of the input current and of
the output voltage and allowing operation in the motoring and re-
generative mode. The results presented in this paper confirm that
this medium voltage inverter effectively eliminates low frequency
input current harmonics at the primary side of the transformer
and operates without problems in regenerative mode.
Index Terms—Multilevel systems, pulsewidth modulated power
converters, regeneration capability.
I. INTRODUCTION
IN THE LAST few years, the necessity of increasing thepower level in industry has sustained the continuous de-
velopment of multilevel converters due to their capability of
handling voltages up to 6.9 kV and power of several megawatts
[1]–[3]. Among different topologies [4], the cascaded multicell
[5], [6] inverter has received much attention.
The original converter proposed in [5] and [6] uses cells with
diode rectifiers that does not allow a transfer of power from
the load to the power supply (regeneration). Several loads such
as laminators and downhill conveyors demand regeneration
capability on the converter. This fact has motivated several
researchers to seek alternatives of cascaded topologies with
regeneration capability, which can be done by replacing the
diode bridge with a pulsewidth modulation (PWM) active rec-
tifier at the input side [7], obtaining single- and three-phase
regenerative cells [8], [9].
The first part of this paper presents a general multicell
converter and a review of different regenerative cells with
their corresponding advantages and drawbacks, considering the
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Fig. 1. Control scheme of the proposed cell.
number of switches, control issues and their overall perfor-
mance. In Section III a new cell based on a half bridge single-
phase rectifier [10], [11] and a three-level single-phase inverter
(H-bridge) is presented. The standard control scheme [12], [13]
is improved to guarantee a very high input power factor at the
primary of the transformer and to prevent voltage imbalance
on the capacitors of each cell. A multicell converter using the
proposed regenerative cell is presented in Section IV and a
special interconnection among the input transformers is used
to ensure the cancellation of low order current harmonics.
Results for a seven-level converter using the proposed cell
are included in Section V, showing good quality output signals
while working with a very high input power factor in rectifying
and regenerative mode.
II. CASCADE MULTICELL CONVERTER
The cascade multicell converter was introduced in the early
1990s in [5] and [6]; this topology is based in the series
connection of units known as cells for each output phase, as
shown in Fig. 1.
Each cell is a structure based on a rectifier fed by an isolated
voltage source, a capacitive dc-link and an inverter structure.
The series connection of the inverters of the cells produces a
multilevel voltage (vxN x = a, b, c), which corresponds to the
addition of the output voltage of each cell
vxN =
n∑
y=1
vxy, x = a, b, c. (1)
The cell structure proposed in [6] is based on a three-
phase diode bridge, one dc-link capacitor and a single-phase
0278-0046/$25.00 © 2008 IEEE
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Fig. 2. Cell topologies: (a) Non-Regenerative; Regenerative with: (b) Single-phase PWM Rectifier; (c) three-phase PWM Rectifier.
Fig. 3. Power circuit of the proposed cell.
three-level inverter (or H-bridge) as shown in Fig. 2(a). This
topology needs a complex input transformer to reduce low order
harmonics and, due to the diode bridge, cannot reverse the
power flux from the load to the supply.
In [8] the authors propose the use of PWM rectifiers as the
front-end of the cells for applications that require regeneration
capability, and a single-phase PWM-rectifier similar to that
shown in Fig. 2(b) is used. This cell, known as an H-H cell,
requires a simpler transformer than the one shown in Fig. 2(a)
and can reach a very high power factor at the input with a
proper input transformer connection. The main drawback of
this cell is that the dc-link presents ripple at double the input
voltage frequency (2fs). Since rotating coordinates also cannot
be directly applied to control the input current [14], [15], it must
be controlled in the stationary frame, where the reference for
the control loop is in essence sinusoidal. Under this condition
proportional–integrative (PI) controllers are not recommended
since they do not have zero-steady state error [16], [17].
The cell presented in [9] uses a three-phase PWM rectifier as
shown in Fig. 2(c) and requires ten semiconductors, an extra
current sensor and a more complex transformer. However, it
does not present pulsating power at double the input frequency,
allowing a reduction in the size of the dc-link capacitor. Another
important advantage is that the currents can be controlled in dq
rotating frame.
III. PROPOSED CELL
A. Topology Description
The proposed cell, which is shown in Fig. 3, only requires
two power semiconductors for the rectification stage and four
for the classic H-bridge. Thus, the complete cell can be imple-
mented in a standard six-pack inverter module.
Fig. 4. Rectifier behavior when: (a) T1 = 1; (b) T2 = 1.
Because the input rectifier topology naturally doubles the
dc-link output voltage for a dc-link voltage of vdc, the input
voltage source value must be lower than vdc/2 for a proper
operation of the rectifier. If the proposed cell is compared with
an H-H cell [8] with the same total dc-link voltage, the input
current is must be doubled to maintain the same cell power
rating. For this reason the insulated gate bipolar transistors
(IGBTs) on the rectifier side must be rated at the same voltage
(vdc), but at double the current that the IGBTs require for an
H-bridge rectifier, while the IGBTs of the H-bridge inverter in
both cells are exactly the same.
The dc-link has been separated in two dc-link capacitors,
each working at Vdc/2. However, as the capacitors are con-
nected in series, their capacitance must be doubled if they are
compared with the capacitance of a traditional H-H cell [8] to
maintain the capacitance seen by the output H-bridge.
1) Rectifier Operation: From Fig. 3 it is easy to see that
T1 and T2 must work in complementary mode, otherwise the
dc-link would be short-circuited or the input inductance L
would be open-circuited. Thus, only two conduction possibil-
ities are allowed for the rectifier: T1 = 1, T2 = 0 or T1 = 0,
T2 = 1. Both conduction states are shown in Fig. 4(a) and (b),
respectively, where the Z impedance represents the effect of the
H-bridge inverter.
Note that for a correct operation it is assumed that the
dc-link voltage on each capacitor is always greater than the in-
put voltage vs. Under this assumption the following expression
can be obtained.
1) T1 = 1: From Fig. 4(a) it can be seen that
vL = L
dis
dt
= vs − vdc1. (2)
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Fig. 5. H-bridge inverter output voltage: (a) vab = vdc; (b) vab = −vdc; (c) and (d) vab = 0.
As vdc1 > vs, (2) implies that vL is always negative, so is
decreases its value. Hence, the capacitor currents are
ic1 = is − il (3)
ic2 = − il (4)
vdc1 =
1
C1
∫
ic1(τ) dτ (5)
vdc2 =
1
C2
∫
ic2(τ) dτ (6)
if is > 0, C1 can (depending on the value of il) be charged
by the mains, otherwise if is < 0, the voltage in C1
will decrease its value. The voltage in C2 will depend
exclusively on the load condition.
2) T1 = 0: As seen in Fig. 4(b), (2) changes to
vL = L
dis
dt
= vs + vdc2 (7)
due to vdc2 > vs, vL > 0 so is increases its value.
Under this condition, (3) and (4) change to
ic1 = − il (8)
ic2 = − is − il. (9)
If is > 0 the capacitor C2 will be discharged, otherwise if
is < 0, the voltage in C2 can increase its value. As in the previ-
ous section, the voltage in C1 depends on the load condition.
The control scheme must adjust the duty cycle to keep the
voltages vdc1 and vdc2 at their reference values.
2) Inverter Unit: Fig. 5 shows the four conduction states for
an H-bridge inverter. Note that this topology generates up to
three different output voltage levels based on the full dc-link
voltage vdc = vdc1 + vdc2, disregarding the rectifier topology.
B. Control Scheme
The control scheme for the rectifier side of this semireduced
cell is shown in Fig. 6. This scheme uses a voltage controller Cv
to control the entire dc-link voltage vdc and a current controller
Cc that enables a high input power factor. Typically Cv and
Cc have been chosen as simple PI controllers. However, in this
case a linear resonant controller at mains frequency ωs = 2πfs
Fig. 6. Control scheme of the proposed cell.
Fig. 7. Average model of the PWM rectifier: (a) Circuit; (b) PWM modulator.
is used for Cc to provide perfect phase tracking on the current
loop at that frequency [16], [17].
In this way Cv and Cc structures are
Cv =Kv
s + αv
s
(10)
Cc =Kc
s2 + αcs + βc
s2 − ω2s
(11)
where Kv, αv, Kc, αc, and βc are calculated depending on the
desired bandwidth, overshoot and settling time.
Working with a sinusoidal input current of frequency fs in
phase with the input voltage has consequences in the dc-link
capacitors voltages. A simple way to understand these effects is
to use the average rectifier model proposed in [18] and shown in
Fig. 7, and assume that the voltages are balanced. The following
relations then hold, according to Fig. 7(b)
α =
1
2
+
v∗r
Vdc
(12)
1− α = 1
2
− v
∗
r
Vdc
. (13)
If the rectifier is working with unitary power factor, v∗r must
be a sinusoidal signal of frequency fs, and a magnitude and
phase (vˆr and φ, respectively) depending on the load power
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rating and the input impedance, so the instantaneous power on
each capacitor are
pc1=− vdc1(1− α)is
=− vdc1
(
1
2
− vˆ
∗
r sin(ωst− φ)
Vdc
)(
iˆs sin(ωst)
)
= vdc1
(
vˆ∗r iˆs
2Vdc
[cos(φ)− cos(2ωst− φ)]− iˆs sin(ωst)2
)
(14)
pc2= vdc2αis
= vdc2
(
vˆ∗r iˆs
2Vdc
[cos(φ)− cos(2ωst− φ)] + iˆs sin(ωst)2
)
.
(15)
Since the main voltage harmonics are the same compared to
the power harmonics in a capacitor, vc1 and vc2 have the same
harmonics than pc1 and pc2, respectively, then the entire dc-link
voltage vdc = vc1 + vc2 presents a ripple component at 2ωs but
not at ωs. Since this ripple is a consequence of working with a
high power factor, it cannot be compensated and must thus be
ignored by the voltage controller. For this reason a band-stop
filter at 2ωs in the vdc measurement is included.
Some research studies [12], [13], [19], have discussed a
voltage imbalance phenomenon between both capacitors due to
offsets on the control signals, initial conditions and asymmetry
between both capacitances (typical tolerance is about 20%).
These studies are focused on a rectifier side identical to the
one proposed in this paper, but with a rather different inverter
topology. In those works the problem is solved by introducing a
dc offset in the current reference for the current loop, which
allows movement of the dc-link neutral point to balance the
capacitors voltage. As stated on the current literature, a simple
proportional (P ) controller should be enough to compensate
the imbalance. However, according to (14) and (15), it can be
noticed that strong components at fs (in hertz) are present in
vdc1 and vdc2. Moreover, as the feedback control signal used
is ∆v = vdc1 − vdc2, and the components at fs (in hertz) in
the capacitors are shifted in 180◦, an amplified fs (in hertz)
component is present on the imbalance control path.
This component propagates through the P controller and will
add spurious phase and magnitude components to i˜s(t). Thus,
the current loop will track i∗s(t) instead of i˜s(t), leading to an
undesirable shifted phase input current that degrades the input
power factor.
A simple solution to this issue is achieved by introducing
a notch filter on the ∆v measurement. The notch filter should
provide a considerable attenuation at fs (in hertz) to carry the
input power factor near unity. Another well-known drawback of
P controllers is that they cannot warrant zero steady-state error,
even if the plant includes an integrator [20]; a PI controller
for Cb is recommended. Note that if a low cutoff frequency PI
controller is used, the notch filter can be omitted. Comparison
results using the traditional P controller method and the new
proposed notch-PI controller are shown in Fig. 8, demonstrating
the effectiveness of the proposed scheme.
Fig. 8. Input current and grid voltage with: (a) P unbalance controller,
(b) notch-PI unbalance controller.
IV. MULTICELL CONVERTER WITH THE PROPOSED CELL
Fig. 9 shows a seven-level multicell converter using the
proposed cell.
Several input currents on each cell are present due to the
H-bridge operation. This phenomenon is similar to the one
described for an H-H cell in [21]. To obtain a proper cancel-
lation of these harmonics components on the primary side of
the transformer, the interconnection proposed in [21] is used.
According to Fig. 9 the following relationships holds for the
secondary voltages:
vs1 = vs4 = vs7 = k
√
3vˆp sin
(
2πfst− π6
)
(16)
vs2 = vs5 = vs8 = k
√
3vˆp sin
(
2πfst− π6 +
2π
3
)
(17)
vs3 = vs6 = vs9 = k
√
3vˆp sin
(
2πfst− π6 −
2π
3
)
(18)
and for the primary currents
iu =
1
k
[(is1 + is4 + is7)− (is3 + is6 + is9)] (19)
iv =
1
k
[(is2 + is5 + is8)− (is1 + is4 + is7)] (20)
iw =
1
k
[(is3 + is6 + is9)− (is2 + is5 + is8)] (21)
where k represents the turns ratio of the input transformer. For
simplicity in this paper it is assumed that k = 1.
On the output side, assuming stationary states, the output
voltages and currents are
va(t) = iˆ sin(ωot), ia(t) = iˆ sin(ωot− φo) (22)
vb(t) = iˆ sin (ωot + 120◦) , ib(t) = iˆ sin (ωot− φo + 120◦)
(23)
vc(t) = iˆ sin (ωot− 120◦) , ic(t) = iˆ sin (ωot− φo − 120◦)
(24)
where iˆ and φo will depend on the output impedance.
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Fig. 9. Seven-level multicell converter with the proposed cell.
Under these conditions the output power of each cell can be
calculated, e.g., for cell Ha1
pa1(t) = va1(t)ia(t)
=
vˆa1iˆ(t)
2
[cos(φo)− cos(2ωot− φo)] . (25)
As cell Ha1 is connected in series with cells Ha2 and Ha3,
the output current of these three cells are exactly the same. If
a phase-shifted PWM modulation is then assumed, the funda-
mental output voltage and hence the instantaneous output power
of these cells are the same.
Following the same procedure, the instantaneous output
power for cells Hb1, Hb2, and Hb3 is:
pbx(t) = vbx(t)ib(t) x = 1, 2, 3
=
vˆbxiˆ
2
[cos(φo)− cos(2ωot− φo − 120◦)] (26)
and for cells Hc1, Hc2 and Hc3 is
pcx(t) = vcx(t)ic(t), x = 1, 2, 3
=
vˆcx iˆ
2
[cos(φo)− cos(2ωot− φo + 120◦)] . (27)
Then the low frequency voltage ripple in the capacitors of
cells Ha1, Hb1, and Hc1, due to the output currents, are phase
shifted in 120◦. As the voltage controllers will try to keep the
capacitors voltage at Vdc, they will introduce harmonics in the
input currents. These harmonics on the different cells will be
phase-shifted in 120◦ as well. The same analysis can be done
for Ha2 −Hb2 −Hc2 and Ha3 −Hb3 −Hc3, obtaining input
current harmonics phase-shifted in 120◦ between the cells;
by using the relationships (19)–(21) they are canceled in the
input transformer, leading to an almost unitary input power
factor. Although this harmonic cancellation is effective at any
frequency, operation at very low frequencies can saturate the
input transformer, affecting the process.
TABLE I
NET AND LOAD PARAMETERS
Note that as stated in [21], this cancellation process is only
possible if the number of cells per phase is a multiple of three.
V. RESULTS
For the experimental results, the cells were built using
IPM20CSJ060 six-pack modules and two dc-link capacitors
of 3 mF. The control scheme was implemented in a digital
platform based on a TMS320C6711 DSP, which resolves the
control loops and the phase-locked loop (PLL) used for a cor-
rect synchronization with the net and a XC2S150 FPGA, from
Xilinx, which manages the 29 A/D conversions and modulates
the actuations calculated by the DSP. The calculation time for
one control loop, including the A/D conversion, filters and
PLL algorithm, was only 9 µs, so a PWM carrier of 2.9 kHz
was used.
The net and load parameters are detailed in Table I.
The pulsating power generated by the output H-bridges
increases its importance while the output frequency decreases.
This can be seen in the simulated and experimental results of
Figs. 10 and 11, respectively, where the converter is operated
at fo = 5 Hz. The seven-level output voltages can be clearly
identified, a low frequency distortion can be noted [Figs. 10(a)
and 11(a)], and high quality output currents are still obtained
[Figs. 10(b) and 11(b)]. The effect of the low output frequency
is clear in the dc-link voltages of the cells as seen in Fig. 11(c),
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Fig. 10. Simulation results working with fo = 5 Hz: (a) Output voltages;
(b) output currents; (c) total dc-link voltage vdc and capacitors voltage vdc1
and vdc2; (d) input voltage and current of one cell.
by the presence of a low frequency (2fo) high amplitude
harmonic component in the ripple. The input currents of the
cell appear highly modulated due to the dc-link voltage ripple
trying to compensate it, an effect shown in Figs. 10(d) and
11(d) Note however that the current keeps in phase with the
input secondary voltage, even in those moments when the
inverter operates in regenerative mode (i.e., at t = 50 [ms])
leading the dc-link voltage to its reference value. Also, note
the presence of low order harmonics in the input voltage of
the cells, which appear as additional perturbations to the inner
current control loop.
Fig. 12(a)–(c) shows the input currents of cells Ha1 −Hb1 −
Hc1. It can be seen how the low order harmonics are phase-
shifted in 120◦, so by using the relationships (19)–(21), these
harmonics can be dramatically reduced or even eliminated, as
shown in Fig. 12(d).
This can be seen in a clearer way in Fig. 13, where the spectra
of the input current at the secondary and primary are shown.
Note that the cancellation is not perfect mainly due to two
factors: tolerance of the capacitors on each cell and saturation
and nonlinearities of the input transformer.
Fig. 14 shows the effect of the imbalance control in the
behavior of the dc-link voltages vdc1 and vdc2. Note that if
the imbalance control is off, the difference between the voltage
in both capacitors reaches up to 40 V, which can lead to a
Fig. 11. Experimental results working with fo = 5 Hz: (a) Output voltages;
(b) output currents; (c) total dc-link voltage vdc and capacitors voltage vdc1
and vdc2; (d) input voltage and current of one cell.
Fig. 12. Input currents: (a), (b), and (c) of cells with input voltages in phase;
(d) at primary side.
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Fig. 13. Input current spectra: (a) At secondary side; (b) at primary side.
Fig. 14. Unbalance control at fo 50 Hz when turned on: (a) Voltages of one
cell; (b) input current of one cell.
loss of control capability of the input current. This imbalance
is quickly corrected when the imbalance controller is turned
on. Note however that the entire dc-link voltage vdc remains
controlled at any time by the main voltage control loop.
Fig. 15 presents the transition from motoring to generating
operation. From t = 0 to t = 80 ms the input current is sinu-
soidal and in phase with the ac voltage (Fig. 15(c) and (d),
indicating that power is transferred from the three-phase power
supply to the load. Starting at t = 80 [ms], an active load
changes the polarity of the output current [Fig. 15(b)] and in-
creases the dc-link voltage of the cell [Fig. 15(a)]. This forces
the input current to change its polarity as well (180◦ out of
phase with respect to the voltage, indicating a regeneration
operation.
VI. CONCLUSION
The cell introduced in this paper has a reduced number of
power switches at the cost of increasing the number of dc-link
capacitors, but each one working with half of the voltage of
the H-H cell. Also, note that losses in both converters are
very similar, while the input current in the semireduced cell
is twice that in the H-H cell, which has half the number of
semiconductors.
Fig. 15. Regeneration at fo = 50 Hz: (a) dc-link voltage in one cell;
(b) output current; (c) input current and voltage at secondary side; (d) input
voltage and current at primary side.
An additional advantage is that a standard industrial six-
semiconductor module, used for any conventional two-level
inverter, can be used to build the entire cell.
In addition, the control strategy for the rectifier stage keeps
the balance in the voltage of the dc-link capacitors without
phase-shift between the input voltage and the fundamental
frequency of the input current of each cell. The low frequency
input current harmonics of each cell can be effectively elim-
inated at the primary side of the input transformer through a
proper interconnection.
The authors believe that the proposed cell is a good compro-
mise between cost and performance, allowing operation on any
condition at a high input power factor.
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